Efficient event processing through reconfigurable hardware for algorithmic trading
نویسندگان
چکیده
منابع مشابه
Efficient Event Processing through Reconfigurable Hardware for Algorithmic Trading
In this demo, we present fpga-ToPSS (Toronto Publish/Subscribe System Family), an efficient event processing platform for highfrequency and low-latency algorithmic trading. Our event processing platform is built over reconfigurable hardware—FPGAs—to achieve line-rate processing. Furthermore, our event processing engine supports Boolean expression matching with an expressive predicate language t...
متن کاملImage Processing Using Reconfigurable Hardware
FPGA based hardware accelerators have become more and more important for bioinformatics applications. These applications use wide range of algorithms, including searches in large databases, sequence alignment, statistical analysis and image processing. A part of these algorithms can be efficiently accelerated using FPGA devices. Biological and biomedical experiments like microarray experiments ...
متن کاملProgramming Reconfigurable Hardware Through Internet
1. Abstract This paper presents a reconfigurable platform as a tool for a virtual worldwide laboratory. The platform has been developed for teaching and research purposes. It is a practical approach to the Internet reconfigurable logic and it allows the rapid prototyping and test of digital systems. 2. Introduction Reconfigurable hardware first became practical with the introduction a few years...
متن کاملHardware for Efficient Data Processing
Modulo 2+1 multiplier and squarer are critical components in various applications such as secure communications in networked instrumentation and distributed measurement systems, data encryption and residue arithmetic that increasingly demand high-speed and low-power operations. In this paper, an efficient hardware architecture of modulo 2 + 1 multiplier and squarer are proposed and validated to...
متن کاملCompiling Image Processing Applications to Reconfigurable Hardware
This paper describes the compilation of high-level language programs written in a singleassignment language called SA-C into the binary codes used for programming recon gurable hardware. The primary application domain is image processing. The paper describes the SA-C language, the compiler and the optimizations it performs, the process of converting the intermediate form called data ow graphs i...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Proceedings of the VLDB Endowment
سال: 2010
ISSN: 2150-8097
DOI: 10.14778/1920841.1921029